Abstract-We design and analyze the n-channel junctionless fin-shaped field-effect transistor (JL FinFET) with 10-nm gate length and compare its performances with those of the conventional bulktype fin-shaped FET (conventional bulk FinFET). A three-dimensional (3-D) device simulations were performed to optimize the device design parameters including the width (W fin ) and height (H fin ) of the fin as well as the channel doping concentration (N ch ). Based on the design optimization, the two devices were compared in terms of direct-current (DC) and radio-frequency (RF) characteristics. The results reveal that the JL FinFET has better subthreshold swing, and more effectively suppresses short-channel effects (SCEs) than the conventional bulk FinFET.
I. INTRODUCTION
As channel length scaling of the conventional metaloxide-semiconductor field-effect transistors (MOSFETs) continues, they encounter several issues closely related with short-channel effects (SCEs) [1] [2] [3] [4] . In the shortchannel MOSFETs, the presence of back-to-back two p-n junctions becomes more prominent as a weakness. As the devices are scaled down further, they call for highly precise junction formations.
Thus, the junctionless transistor (JLT) without counter-doped metallurgical junctions has been proposed [5] [6] [7] [8] [9] . In comparison with the conventional MOSFETs, the JLT features a single-doping species at the same concentration in its source, drain, and channel. This novel feature lets us achieve simple process flow needed for ultra-shallow source/drain junctions and low thermal budgets usually causing incomplete dopant activation after gate stack formation is eliminated [10] . Also, it is less influenced by oxide/semiconductor interface as current flows not along the surface but through the bulk region of the semiconductor. In addition, it has higher gate controllability over the channel, which effectively suppresses SCEs and widens the channel width without loss in the foot print as we adopted the fin-shaped channel [11] [12] [13] [14] [15] .
Recently, a comparison study between fabricated JL FinFET and conventional bulk FinFET with L g of 26 nm has already been performed [7] . It made a comparison between the two devices in views of the channel mobility, the gate capacitance, and short-channel characteristics. As the scaling of the channel length continues, the design optimization of JL FinFET with sub-10 nm gate length was also required for the purpose of investigating the electrical characteristics in ultra-short-channel device because the device was more influenced by the SCE such as the drain-induced barrier lowering (DIBL). In this study, we perform an optimal design of silicon (Si)-based junctionless fin-shaped field-effect transistor (JL FinFET) and compare its performances with those of the conventional bulk-type fin-shaped FET (conventional bulk FinFET) which has n + / p -/ n + junction structure like the conventional MOSFET in contrast with the junctionless FET. The optimized design parameters are threshold voltage (V th ), on-state current (I on ), off-state current (I off ), current ratio (I on /I off ), and subthreshold swing (S). A design optimization and device performances are presented through a three-dimensional (3-D) technology computer-aided design (TCAD) simulation tool [16] . Based on the optimized directcurrent (DC) performances, primary radio-frequency (RF) parameters such as gate-drain capacitance (C gd ), gate-source capacitance (C gs ), transconductance (g m ), cut-off frequency (f T ), and maximum oscillation frequency (f max ) have been extracted.
II. DEVICE STRUCTURE AND SIMULATION STRATEGY
Figs. 1(a) and (b) present the aerial and cross-sectional views of the simulated JL FinFET with 10-nm gate length (L g ). The gate oxide thickness (t ox ) is 2 nm of HfO 2 as a high-κ gate dielectric. The gate material is polysilicon and the gate work-function is 4.94 eV. The material used for the source and drain electrodes is aluminum. The drive voltage (V DD ) of 0.65 V was applied to satisfy the low standby power (LSTP) requirements in the most recent technology roadmap [17] . V th was defined as the gate voltage (V GS ) at drain current (I D ) = 10 -7 A/μm and it is widely known constant-current method for defining V th in low-power devices [18] . The on-state current (I on ) was defined as I D at V GS = drain voltage (V DS ) = V DD = 0.65 V and the off-state current (I off ) was defined as I D at V GS = 0 V. To increase the accuracy of simulation results, multiple models including concentration-dependent mobility model, field-dependent mobility model, gate current model, and structuredependent (2-D and 3-D) mobility model have been included in the simulations [16] .
III. SIMULATION RESULTS AND DISCUSSION

Optimization of Design Parameters and DC Characteristics.
Fin width (W fin ), fin height (H fin ), and channel doping concentration (N ch ) are optimized as following processes at the first step. Fig. 2 shows I D -V GS curves of the simulated JL FinFETs and conventional bulk FinFETs with different W fin 's at a fixed H fin of 10 nm. As W fin is widened, I on increases due to the expansion of channel volume in both cases. However, I off also shows unwanted Fig. 5 shows the variations of S and I off influenced by the change in H fin . The large H fin leads to smaller S (better swing) and there exists the optimum point in terms of I on , at H fin = 15 nm. Next, in the bulk FinFET, the S value increases as the H fin is larger because the gate controllability decreases at core region in the p-type body. The I on decreases as the H fin gets larger contrastively because these devices are normalized by its total channel width. Therefore, the optimum point of bulk FinFET is 10 nm of H fin .
Figs. 6(a) and (b) show the electron distributions in the channel of JL FinFETs with W fin = 10 nm and 20 nm at the off-state. It is demonstrated in the figures that larger W fin expands the channel area, lowers the gate controllability over the channel, and allows higher drain leakage current. According to Figs. 7(a) and (b), increase of H fin has little effect on the change in channel electron concentration at the off-state. Therefore, increasing H fin is a better way to achieve the lower I off and S than controlling W fin in the JL FinFET. Fig. 8 Higher N ch improves I on but I off is also increased and V t significantly rolled off as shown in Fig. 9 , which calls for the optimization of N ch . Fig. 9 implies that there is a trade-off relation between I on and I on /I off . I off shows a more drastic change than I on as N ch increases so that I on /I off ratio is substantially degraded in consequence. The reason lies in the fact that higher electron concentration in the channel makes it hard to achieve full depletion. 
Comparison with Conventional Bulk FinFET
For a comparison study, the conventional bulk FinFET which has n + / p -/ n + junction and same V th with JL
FinFET was constructed and simulated on the basis of the design parameters optimized above. The gate workfunction was 4.78 eV and the gate metal material was also polysilicon. The doping concentrations in the n cm -3 , in sequence [19] . Fig. 11 demonstrates the I D -V GS curves for the two different types of devices. Although I on of JL FinFET is lower than that of the conventional bulk FinFET, S of the former is lower than that of the latter (better swing characteristics) owing to much lower I off , which is resulted from the more effective pinching of the leakage path in the channel at the off-state of JL FinFET.
Figs. 12(a) and (b) show the DIBL of the devices. Here, DIBL was quantified as the difference in V th 's at V DS = 50 mV and 0.65 V (V DD ) and respective values were 62.3 mV/V for the JL FinFET and 100.7 mV/V for the bulk FinFET. Seeing that the DIBL of JL FinFET is much smaller than that of the conventional bulk FinFET, the SCEs are expected to be suppressed more effectively in the JL FinFET device [20] . The design parameters and DC performances are summarized in Table 1 .
Figs. 13(a) and (b) demonstrate the capacitance and transconductance of the two different types of devices. C gs and C gd are fixed by oxide and channel surface charges in these devices [21] . As shown in Fig. 13(a) , C gs is higher than C gd for both devices. The underlying reason is that both JL FET and the conventional MOSFET operate in the saturation mode (pinch-off) at high V DS , where the depletion region is formed between gate and drain. In addition, the capacitance of the conventional bulk FinFET is higher than that of the JL FinFET over most of the V GS region due to the difference of N source and N drain . Fig. 13(b) demonstrates the higher current drivability of the conventional bulk FinFET at V gs = 0.5 V and over.
Figs. 14(a) and (b) show the high-frequency performances of the devices in comparison regarding current-gain cut-off frequency (f T ) and maximum oscillation frequency (f max ). f T and f max were extracted by Eqs. (1) and (2) [22] .
where C gg is the gate input capacitance, R g,eff is the effective gate resistance, and C gd is the gate-to-drain capacitance. In order to obtain a higher f T , larger g m and lower C gg are required as can be confirmed by Eqs. (1) and (2) . The conventional bulk FinFET has greatly larger g m compared with the JL FinFET in ranges over V gs = 0.5 V as assured by the Fig. 13(b) . Consequently, the optimized conventional bulk FinFET showed higher f T and f max of which maximum values were 844 GHz and 3.03 THz, respectively. f T and f max of the JL FinFET were 332.4 GHz and 1.56 THz, respectively.
IV. CONCLUSIONS
The design optimization for the JL FinFET with 10-nm gate length has been performed by 3-D TCAD simulations and the device performances have been compared with the conventional bulk FinFET which has MOSFET-like n + / p -/ n + junction structure. 
